ABSTRACT This paper presents an improved radio frequency small-signal equivalent circuit model of deep nanometer fin field-effect transistors (FinFETs) with a 3-D device simulator. A novel parameter extraction method is proposed based on the nonlinear rational function fitting. The extrinsic gate-to-drain/source capacitances, source/drain resistances, and substrate elements are first obtained from Y-parameters under the off state. Then, the intrinsic electrical parameters are analytically determined after multibias Y-parameters fitting under the forward active mode. The model and proposed extraction method are verified with the device-simulation data of a series of sized FinFETs up to 300 GHz. Excellent agreement is obtained between the simulated and modeled S-parameters, and the calculated modeling error is under 3.74% in the whole frequency range among multibias points. Besides, the bias and geometry dependence of the small-signal parameters are discussed.
I. INTRODUCTION
Currently, due to the short-channel effects, the conventional planar MOSFETs are approaching the scaling limit as the minimum feature size continues to shrink. Novel structure devices like multiple-gate architecture have been considered as the most promising alternative, due to the excellent gate control-ability from more than one side of the conducting channel [1] , [2] . The fin field effect transistor (FinFET), as an emerging multiple-gate structure, has been widely used in the field of digital, analog and radio-frequency (RF) applications [3] . An accurate device model is the important bridge among the process integration, device fabrication and circuit design, and can be used as a helpful feedback to evaluate the fabrication processes and optimize circuit design [4] .
Generally, there are three kinds of device models for semiconductor transistors, i.e., physical model, equivalent circuit model and black-box model. Compared to the other two cases, the equivalent circuit model processes an excellent tradeoff between the physical attribute and the complexity of parameter extraction, and can offer a valuable compromise in most situations. As for FinFET, the microwave model consists of the small-signal model, noise model and largesignal model. The small-signal model is the keystone of both noise model and large-signal model [5] .
The electrical characteristics of 3D FinFETs can be obtained based on TACD device simulator, by solving the drift-diffusion equation. It is helpful to understand the device physical model for process or device engineer. However, it is not suitable for the very large scale integration (VLSI) circuit design. A very long time would be taken to complete a VLSI circuit simulation if all the devices are structured in above TCAD simulation. Generally, the circuit designers are not concerned about the underlying device physics, and a kind of SPICE model or equivalent circuit model is required. Besides, the model parameters (like gate to drain/source capacitances), the bias and geometry dependence of these parameters cannot be directly presented in device simulation. To build such SPICE model, the related model parameters should be first extracted based on the measured or TCAD simulated data.
Over the last two decades, several researches have reported the parameter extraction for FinFET small-signal equivalent circuit model [5] - [9] . It is straight forward to determine the model parameters by directly solving the simultaneous equations of related electric elements. However, there are generally not enough equations to get all the unknown parameters. To solve the problem, the equivalent circuit can be divided into two main sections: the extrinsic part and the intrinsic part [6] . The extrinsic parameters can be first solved and de-embedded in off-state. Then, the intrinsic parameters can be determined by certain direct parameter extraction method after removing the contributions of the extrinsic elements. However, some main problems still exist in earlier reported works [7] - [11] . First, some parasitic effects like substrate losses or source/drain parasitic resistance were ignored to simplify the derivation process [7] - [9] , or several additional procedures or test structures were required to extract the extrinsic elements [10] , [11] . Second, the derived circuit equations have been more or less simplified either by neglecting some terms or by making some assumptions [12] - [15] . These methods definitely lead to some error, especially in RF applications. Therefore, an accurate analytical parameter extraction technique over the range of whole frequency for FinFET is necessary to model the device microwave performance.
In this paper, we developed a novel analytical parameter extraction method for FinFET RF small-signal equivalent circuit. All the elements are analytically extracted after accurately determining some coefficients. Excellent agreement over the whole frequency range demonstrates the validity of the model and extraction method. This paper is organized as follows: the simulated FinFET structure and RF smallsignal equivalent circuit model are presented in Section II. Section III discusses the parameter extraction method based on the rational function fitting over the entire frequency range. In Section IV, the model and extraction method are validated, and the bias and geometry dependence of extracted parameters are also analyzed. Excellent agreement over the whole frequency range demonstrates the validity. Finally, the conclusion is summarized in Section V.
II. DEVICE STRUCTURE AND SMALL-SIGNAL EQUIVALENT CIRCUIT MODEL
The typical FinFET is designed and structured with 3D device simulator Sentaurus. The modeled nFinFET, as shown in Fig. 1 , is calibrated to Intel's 14nm node technology, which has a physical gate length L G of 20 nm [16] . The fin height H fin is 42 nm and fin width W fin is 8 nm. The spacer consists of oxide and nitride, and the total thickness is 14 nm. The gate oxide (HfO 2 ) thickness is 5.07 nm and the equivalent oxide thickness (EOT) is 0.9 nm. The concentration of the active channel region is 1 × 10 15 cm −3 . The doping concentration for source-drain regions is defined as a Gaussian profile. The corresponding value of depth is 42 nm, the concentration at depth is 5 × 10 15 cm −3 , the Gauss factor is 0.15 and the peak concentration is 1 × 10 20 cm −3 . During the calibration, some physical models like PhuMob (description of majority and minority carrier bulk mobility), high field saturation and Enormal are added to consider the mobility effects. Other physical models like SRH (ShockleyRead-Hall) recombination and gate current direct tunneling model are added to consider the recombination and tunneling in the device. The quantum potential parameters are also considered by adding the physical models eQuantum-Potential and hQuantumPotential. The eNeutral trap with density of 1 × 10 15 cm −3 is added over the channel region. Fig. 2 shows the comparison of the modeled transfer characteristics with Intel's 14 nm node technology at different operation modes [16] . It can be seen that the modeled results match well with the Intel's 14 nm technical data, which proves the validity of our Sentaurus simulated results. The corresponding threshold voltage V th is 0.25 V, and the maximum cut-off frequency f T is 293 GHz at V gs = 0.53 V, V ds = 1 V. Fig. 3 shows the proposed non-quasi-static (NQS) smallsignal equivalent circuit model for 3D FinFET in normal operation. The equivalent circuit is divided into two parts: the intrinsic part (within the red box) containing the biasdependent intrinsic elements, the extrinsic part containing bias-independent extrinsic elements and substrate network. C gso and C gdo are the gate-to-source/drain extrinsic parasitic capacitances. R s and R d are the source and drain resistances. R gs and R gd are the distributed channel resistances. C gd and C gs are the gate-to-source/drain intrinsic parasitic capacitances, respectively. R ds is the output resistance. L ds and τ m characterize the transport delay between the source and drain in short channel devices [17] . C sdx is due to the DIBL effect. g m is the transconductance. C jd and R sub is the substrate loss-induced capacitance and resistance, which varies with substrate bias. Since 3-D simulation data are used in this study, the effects of the gate resistance are excluded [12] .
III. PARAMETER EXTRACTION METHOD A. EXTRACTION OF THE EXTRINSIC ELEMENTS
Accurate determination of the intrinsic model parameters is only carried out after de-embedding the extrinsic components C gso , C gdo , R s , R d , R sub and C jd from the simulated S-parameter. Therefore, the extrinsic parameters should be extracted first. When the transistors are biased under OFF state, the NQS equivalent circuit can be simplified to the form shown in Fig. 4 .
Analyzing Y -parameters of the above equivalent circuit in OFF state, the real part and imaginary part of related Y -parameter are derived as follows:
(1) Re [Y 12 
The coefficients N ij and M ij are all functions of the circuit elements in Fig. 4 , and N 10 ∼ N 40 are expressed as below:
Other high order coefficients in (1)- (4) are not shown here. Due to the symmetry of device structure, there exists C gso = C gdo , R s = R d . Then the extrinsic parameters (C gso , C gdo , R s , R d , C jd , R sub ) can be directly extracted by solving the equation group consisting of (5) - (8) , and are given as:
B. EXTRACTION OF THE INTRINSIC ELEMENTS
After removing the contribution of the extrinsic parameters
we will arrive at the following Y -parameters of the intrinsic equivalent circuit within the red box in Fig. 3 ,
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The coefficients K ij are also functions of the circuit elements within the red box in Fig. 3 , and K 10 ∼K 90 are separately expressed as below:
Combining (25)- (33) with the Y -parameters from the simulation results, we could directly extract the intrinsic smallsignal model parameters governing the RF behaviors of 3D FinFET. The value of intrinsic parameters (C gs , C gd , L ds , R gs , R gd , C sdx , g m , R ds , τ m ) can be obtained as:
(35)
(37) 
IV. RESULT AND DISCUSSION

A. EQUIVALENT CIRCUIT ELEMENTS
By far, the vital problem is how to accurately determine the lowest degree term's coefficients N i0 and K i0 in the numerator. With the help of mathematic software like MATLAB, the rational function fitting can be sufficiently accurate. As for the transistor under OFF state, the fitting results of (1)- (4) for a 20nm FinFET biased at V gs = 0 V, V ds = 0.1 V are shown in Fig. 5 . An excellent agreement exists between the simulated and fitted result over the whole frequency range from 10 MHz to 300 GHz. The fitted N i0 and corresponding confidence interval are shown in Table 1 . A narrow confidence interval demonstrates the obtained N i0 credible, and VOLUME 6, 2018 R sub = 100 . The comparison between the Sentaurus simulated and modeled S-parameters for this case is shown in Fig. 6 . An excellent agreement is found over the whole frequency range. In order to see if the extracted results are really physical, the bias dependence of substrate elements is investigated, as shown in Fig. 7 for a 20 nm FinFET. The substrate capacitance and resistance fit well with the pn junction characteristic, where the solid line corresponds to the theoretical values. The extracted parameters match well with the theoretical values, which demonstrates the accuracy of the extracted parameters. As for the normal operation, such as linear region (V gs = 1 V, V ds = 0.1 V), the fitting results of (17)-(24) for a 20nm FinFET are shown in Fig. 8 . An excellent agreement also exists between the Sentaurus simulated and fitted result from 10 MHz to 300 GHz. The fitted K i0 and confidence intervals are shown in Table 2 , and the corresponding calculated intrinsic parameters are separately as: C gs = 3.388 * 10 −17 F, C gd = 3.745 * 10 −17 F, R gs = 3.464 k , R gd = 3.243 k , [11] , the largest residual error for the linear and saturation regions are separately below 0.2955% and 3.74% up to 300 GHz, thus validating the accuracy of our proposed extraction method.
Typical RF figures of merit (FOM), such as maximum stable gain G MSG , maximum available gain G MAG , unilateral power gain U and H 21 , are displayed in Fig. 10 . It is found that the determined small-signal model parameters of FinFET can accurately predict the RF response up to 300 GHz. The extracted cut off frequency f T and maximum oscillation frequency f max are shown in Fig. 11 . f T and f max first increase and then decrease with V gs increasing, which matches well with the device physics theory. Good agreements can be observed in the whole bias range. Therefore, the proposed extraction technique is believed with high accuracy to model the microwave performance of FinFET. 
B. BIAS DEPENDENCE OF INTRINSIC PARAMETERS
Then the bias dependences of the intrinsic model parameters are discussed. As shown in Fig. 12 , the extracted C gs and C gd increase with the gate voltage V gs increasing, due to the higher concentration in the inversion layer. Besides, because of the saturation effect in the channel near the drain region, C gd is expected to monotonously decrease with drain voltage V ds increasing. Due to the effect of the applied drain voltage, the thickness of the inversion layer near the drain is smaller than the one near the source. So it can be observed that in saturation region C gs is much bigger than C gd .
As shown in Fig. 13(a) , g m increases obviously with drain voltage V ds increasing when FinFET enters into saturation region. Besides, g m decreases when the gate voltage raises in larger V gs region. It is mainly due to that the electron mobility declines with the gate voltage increasing. Similar to the case of MOSFET, τ m can be written as [17] 
Therefore, an obvious decreased τ m is expected when gate voltage V gs increases in the case of low V ds (0.1V), as shown in Fig. 13(b) . However, τ m increases with V gs increasing for the case of large V ds (1 V, 0.5 V), which is due to the decreased electron mobility in the large V ds region [18] . It's different from prior paper [9] , and it's important for device fabrication. As shown in Fig. 14(a) , R ds decreases with the gate voltage V gs increasing because of the increased charge concentration in the inversion layer. As we know from the equation [17] : L ds × g ds = τ m , L ds is expected to be proportional to 1/g ds (or R ds ) when τ m remains a constant. In the case of low V ds (0.1 V), τ m and R ds decrease with V gs increasing, as shown in Fig. 13 , so L ds decreases with V gs increasing. When V ds is higher (such as 1 V, 0.5 V), although τ m increases with V gs increasing, R ds decreases with the increase of V gs obviously. So L ds decreases as V gs increases.
C. SCALING OF MODEL PARAMETERS
The scaling of intrinsic model parameters can improve the RF performance, for example, f T and f max will substantially increase by reducing the gate capacitances (C gs and C gd ) and the distributed channel resistances (R gs and R gd ). Therefore, it is necessary to investigate the scaling characteristics of intrinsic model parameters. Fig. 15 shows three-dimensional plots of the gate capacitances and distributed channel resistances as a function of gate length L g and fin width W fin . As the gate length L g increases, C gs and C gd increase due to the increased equivalent plate area. However, because the width of the fin is much smaller than the twice height of the fin (H fin = 42 nm, W fin = 4 ∼ 12 nm), the increased equivalent plate area of C gs and C gd is negligible with the fin width increasing, as a result, C gs and C gd are found to be almost independent of W fin , as shown in Fig. 15(a) . Besides, R gs and R gd decrease rapidly with W fin increasing, and slightly decrease with L g increasing, as depicted in Fig. 15(b) , because the fin width would change the effective cross-sectional area of the gate to source/drain resistances. Fig. 16 depicts the determined cut off frequency f T as function of fin width W fin and gate length L g . As expected, f T monotonously increases with L g decreasing, and decreases with W fin increasing.
In short channel devices, due to the carrier velocity saturation, the drain current I DS can be expressed as [16] :
Therefore, the transconductance g m increases apparently with the fin width W fin increasing, and keeps nearly unchanged when gate length is relatively smaller (such as W fin = 8nm), as illustrated in Fig. 17(a) . R ds is found to decrease when W fin increases, but it nearly keeps unchanged with the gate length L g increasing, as depicted Fig. 17(b) , because the drain current I ds is independent of L g while it's proportional to W fin VOLUME 6, 2018 as shown in above equation. The scaling characteristics of both R ds and g m are different from long channel devices [19] , which should be noticed by device engineers. Fig. 18 shows the scaling characteristics of the inductance L ds and transport delay time τ m . The transport delay time τ m and inductance L ds are all expected to increase with the gate length L g increasing. Besides, τ m and L ds are also found to decrease as W fin increases. Because the average electron mobility increases due to the decreased surface scattering when gate width W fin increases [20] . DIBL effect is generally proportional to the quantity e −L g /λ [20] , where L g is the gate length and λ is known as the characteristic length.
For multiple-gate SOI MOSFETs, λ is defined as [21] :
where n geff is the effective number of gates. The increase of the fin length L g or the decrease of the fin width W fin would obviously weaken the effect of DIBL [20] , which causes smaller value of the C sdx , as shown in Fig. 19 .
V. CONCLUSION
In this paper, a novel analytical parameter extraction method for FinFET RF small-signal equivalent circuit has been proposed. The RF performance and small-signal parameters for FinFET have been presented using TCAD device simulations.
With the help of rational function fitting, all the elements are analytically extracted after accurately determining some coefficients. The validity of the equivalent model has been demonstrated by the very good agreement between TCAD and modeled S-parameter up to 300 GHz, and the calculated modeling error is under 3.74% in the whole frequency range.
Our modeling result has shown the variation of the parasitic parameters with the voltage bias and device scalability. Many short channel effects like DIBL and carrier mobility degradation has been characterized by the parameters variation. Compared to the previous works, we find some different features in short channel FinFET. The delay time τ m increases with V gs increasing at large V ds region due to the decreased electron mobility. R ds and g m nearly keep unchanged with the gate length L g increasing. These results are helpful for fabrication process and device design. Therefore, we believe that the proposed model would be a helpful feedback to evaluate the fabrication processes and optimize microwave circuit design.
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